




**REVISION HISTORY**

<b><u>Revision</u></b>	<b><u>Description</u></b>	<b><u>Issue Date</u></b>
Rev. 1.0	Initial Issue	Feb.24.2010
Rev. 1.1	Revised <b><u>PACKAGE OUTLINE DIMENSION</u></b> in page 10	May.7.2010
Rev. 1.2	Deleted <b>WRITE CYCLE</b> Notes : 1. WE#, CE# must be high or CE2 must be low during all address transitions in page 7	Jun.29.2016
Rev. 1.3	Removed Package Type : BGA	Apr.08. 2019



**PIN CONFIGURATION**

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V <sub>T2</sub>	-0.5 to Vcc+0.5	V
Operating Temperature	T <sub>A</sub>	0 to 70(C grade)	°C
		-20 to 80(E grade)	
		-40 to 85(I grade)	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Power Dissipation	P <sub>D</sub>	1	W
DC Output Current	I <sub>OUT</sub>	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

**TRUTH TABLE**

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	X	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
	X	L	X	X	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
Output Disable	L	H	H	H	High-Z	I <sub>CC</sub> , I <sub>CC1</sub>
Read	L	H	L	H	D <sub>OUT</sub>	I <sub>CC</sub> , I <sub>CC1</sub>
Write	L	H	X	L	D <sub>IN</sub>	I <sub>CC</sub> , I <sub>CC1</sub>

Note: H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.

**DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. <sup>*4</sup>	MAX.	UNIT		
Supply Voltage	V <sub>CC</sub>		2.7	3.0	3.6	V		
Input High Voltage	V <sub>IH</sub> <sup>*1</sup>		2.2	-	V <sub>CC</sub> +0.3	V		
Input Low Voltage	V <sub>IL</sub> <sup>*2</sup>		-0.2	-	0.6	V		
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub>	-1	-	1	μA		
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> ≥ V <sub>OUT</sub> ≥ V <sub>SS</sub> , Output Disabled	-1	-	1	μA		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1mA	2.2	2.7	-	V		
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2mA	-	-	0.4	V		
Average Operating Power supply Current	I <sub>CC</sub>	Cycle time = Min. CE# = V <sub>IL</sub> and CE2 = V <sub>IH</sub> I <sub>I/O</sub> = 0mA Other pins at V <sub>IL</sub> or V <sub>IH</sub>	-55	-	45	60	mA	
			-70	-	30	45	mA	
	I <sub>CC1</sub>	Cycle time = 1μs CE# ≤ 0.2V and CE2 ≥ V <sub>CC</sub> -0.2V I <sub>I/O</sub> = 0mA other pins at 0.2V or V <sub>CC</sub> -0.2V	-	8	16	mA		
Standby Power Supply Current	I <sub>SB</sub>	CE# = V <sub>IH</sub> or CE2 = V <sub>IL</sub> Other pins at V <sub>IL</sub> or V <sub>IH</sub>	-	0.3	2	mA		
	I <sub>SB1</sub>	CE# ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V Other pins at 0.2V or V <sub>CC</sub> -0.2V	LL	-	10	60	μA	
			LLE	-	10	80	μA	
			LLI	-	10	100	μA	
			SL <sup>*5</sup>	25°C	-	4	6	μA
			SLE <sup>*5</sup>		-	4	6	μA
			SLI <sup>*5</sup>	40°C	-	4	6	μA
			SL		-	4	30	μA
			SLE		-	4	30	μA
SLI	-	4	40	μA				

Notes:

- V<sub>IH</sub>(max) = V<sub>CC</sub> + 3.0V for pulse width less than 10ns.
- V<sub>IL</sub>(min) = V<sub>SS</sub> - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.  
Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C
- This parameter is measured at V<sub>CC</sub> = 3.0V

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	$C_{IN}$	-	6	pF
Input/Output Capacitance	$C_{I/O}$	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

**AC TEST CONDITIONS**

Input Pulse Levels	0.2V to $V_{CC} - 0.2V$
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30\text{pF} + 1\text{TTL}$ , $I_{OH}/I_{OL} = -1\text{mA}/2\text{mA}$



**AC ELECTRICAL CHARACTERISTICS****(1) READ CYCLE**

PARAMETER	SYM.	LY62L20488-55		LY62L20488-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	$t_{RC}$	55	-	70	-	ns
Address Access Time	$t_{AA}$	-	55	-	70	ns
Chip Enable Access Time	$t_{ACE}$	-	55	-	70	ns
Output Enable Access Time	$t_{OE}$	-	30	-	35	ns
Chip Enable to Output in Low-Z	$t_{CLZ}^*$	10	-	10	-	ns
Output Enable to Output in Low-Z	$t_{OLZ}^*$	5	-	5	-	ns
Chip Disable to Output in High-Z	$t_{CHZ}^*$	-	20	-	25	ns
Output Disable to Output in High-Z	$t_{OHZ}^*$	-	20	-	25	ns
Output Hold from Address Change	$t_{OH}$	10	-	10	-	ns



**(2) WRITE CYCLE**

PARAMETER	SYM.	LY62L20488-55		LY62L20488-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	$t_{WC}$	55	-	70	-	ns
Address Valid to End of Write	$t_{AW}$	50	-	60	-	ns
Chip Enable to End of Write	$t_{CW}$	50	-	60	-	ns
Address Set-up Time	$t_{AS}$	0	-	0	-	ns
Write Pulse Width	$t_{WP}$	45	-	55	-	ns
Write Recovery Time	$t_{WR}$	0	-	0	-	ns
Data to Write Time Overlap	$t_{DW}$	25	-	30	-	ns
Data Hold from End of Write Time	$t_{DH}$	0	-	0	-	ns
Output Active from End of Write	$t_{OW}^*$	5	-	5	-	ns
Write to Output in High-Z	$t_{WHZ}^*$	-	20	-	25	ns

\*These parameters are guaranteed by device characterization, but not production tested.

**TIMING WAVEFORMS**
**READ CYCLE 1 (Address Controlled) (1,2)**

**READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)**

**Notes :**

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low., CE2 = high.
3. Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.
4. tCLZ, tOLZ, tCHZ and tOHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.
5. At any given temperature and voltage condition, tCHZ is less than tCLZ, tOHZ is less than tOLZ.



**WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)**

**WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)**

**Notes :**

1. A write occurs during the overlap of a low CE#, high CE2, low WE#.
2. During a WE#-controlled write cycle with OE# low, tWP must be greater than tWHZ + tDW to allow the drivers to turn off and data to be placed on the bus.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CE# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
5. tOW and tWHZ are specified with  $C_L = 5\text{pF}$ . Transition is measured  $\pm 500\text{mV}$  from steady state.


**DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V	1.2	-	3.6	V		
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> = 1.2V CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V other pins at 0.2V or V <sub>CC</sub> - 0.2V	LL	-	4	50	μA	
			LLE	-	4	60	μA	
			LLI	-	4	80	μA	
			SL	25°C	-	2.5	5	μA
			SLE	40°C	-	2.5	5	μA
			SLI		-	2.5	30	μA
			SL/SLE	-	2.5	30	μA	
SLI	-	2.5	40	μA				
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ns		
Recovery Time	t <sub>R</sub>		t <sub>RC</sub> *	-	-	ns		

 t<sub>RC</sub>\* = Read Cycle Time

**DATA RETENTION WAVEFORM**
**Low V<sub>CC</sub> Data Retention Waveform (1) (CE# controlled)**

**Low V<sub>CC</sub> Data Retention Waveform (2) (CE2 controlled)**




**PACKAGE OUTLINE DIMENSION**
**44-pin 400mil TSOP-II Package Outline Dimension**


SYMBOLS	DIMENSIONS IN MILLMETERS			DIMENSIONS IN MILS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
c	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
e	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
y	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°



**ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.	
44-Pin 400mil TSOP-II	55	Special Ultra Low Power	0°C~70°C	Tray	LY62L20488ML-55SL	
				Tape Reel	LY62L20488ML-55SLT	
			-20 ~ 80°C	Tray	LY62L20488ML-55SLE	
				Tape Reel	LY62L20488ML-55SLET	
			-40°C~85°C	Tray	LY62L20488ML-55SLI	
				Tape Reel	LY62L20488ML-55SLIT	
		Ultra Low Power	0°C~70°C	Tray	LY62L20488ML-55LL	
				Tape Reel	LY62L20488ML-55LLT	
			-20 ~ 80°C	Tray	LY62L20488ML-55LLE	
				Tape Reel	LY62L20488ML-55LLET	
			-40°C~85°C	Tray	LY62L20488ML-55LLI	
				Tape Reel	LY62L20488ML-55LLIT	
	70	Special Ultra Low Power	0°C~70°C	Tray	LY62L20488ML-70SL	
				Tape Reel	LY62L20488ML-70SLT	
			-20 ~ 80°C	Tray	LY62L20488ML-70SLE	
				Tape Reel	LY62L20488ML-70SLET	
			-40°C~85°C	Tray	LY62L20488ML-70SLI	
				Tape Reel	LY62L20488ML-70SLIT	
			Ultra Low Power	0°C~70°C	Tray	LY62L20488ML-70LL
					Tape Reel	LY62L20488ML-70LLT
-20 ~ 80°C	Tray	LY62L20488ML-70LLE				
	Tape Reel	LY62L20488ML-70LLET				
-40°C~85°C	Tray	LY62L20488ML-70LLI				
	Tape Reel	LY62L20488ML-70LLIT				

THIS PAGE IS LEFT BLANK INTENTIONALLY.