

LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

1 TABLE OF CONTENTS

1 2	TABLE OF CONTENTS REVISION HISTORY	
3	FEATURES	
4	SPECIFICATIONS	
5	PIN CONFIGURATION	
6	PACKAGE OUTLINE DIMENSION	
7	ORDERING INFORMATION	
8	PIN DESCRIPTION	
9	POWER-UP INITIALIZATION	
10	INTERFACE DESCRIPTION	
10.1 10.2 10.3 10.4 10.5	Address Space Page Size Drive Strength Power-on Status Truth Table	
<i>10.6</i> 11	Command Termination	
12	SPI MODE OPERATIONS	
12.1 12.2	SPI Read Operations SPI Write Operations	
12.3	SPI Quad Mode Enable Operation	
12.4	SPI Read ID Operation	
13	QPI MODE OPERATIONS	
13.1 13.2	QPI Read Operations QPI Write Operation(s)	
13.3	QPI Quad Mode Exit Operation	
14	RESET OPERATION	
15	INPUT / OUTPUT TIMING	
16	ELECTRICAL SPECIFICATIONS	
16.1 16.2 16.3 16.4	Absolute Maximum Ratings Pin Capacitance Operating Conditions DC Electrical Characteristics	
16.5	AC Electrical Characteristics	

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836



64M Bits Serial Pseudo-SRAM with SPI and QPI

REVISION HISTORY 2

Revision Description

- Rev. 1.0 Initial Issue
- Revised 7. ORDERING INFORMATION in page 7 Rev. 1.1
- 1. Deleted 3 FEATURES Package : 8-pin 5mm x 6mm WSON & Rev. 1.2 Deleted <u>5 PIN CONFIGURATION</u> <u>WSON(Top View)</u> <u>&WSON(See Through</u> with Top View) in page 3
 - 2. Deleted 8-pin 5mm x 6mm WSON Package Outline Dimension in page 5
 - 3. Revised 7. ORDERING INFORMATION in page 6

The information contained herein is the property of Lyontek Inc. and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of Lyontek Inc. Lyontek Inc. reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836

Issue Date

Dec.9.2021 Apr.8.2022 May.23.2023

LY68S6400



3 FEATURES


- 50Ω Output Drive Strength LVCMOS.
- Linear Burst (continuous) or 32 byte wrapped burst via toggle command.
- Linear Burst is supported up to 84MHz and can cross page boundary as long as t_{CEM} is met.
- Software reset.
- Green package available
- Package : 8-pin 150mil SOP
 - . 8-pin 2mm x 3mm DFN

4 SPECIFICATIONS

- Single Supply Voltage:
 - Vcc=1.62 to 1.98V
- Interface: SPI/QPI with SDR mode
- Performance: Clock rate up to 144MHz (non-page boundary crossing) 84MHz (page boundary crossing)

LY68S6400

- Organization: 64Mb, 8M x 8bits
- Addressable bit range: A[22:0]
- Page size: 1024 bytes
- Refresh: Self-managed
- Operating temperature range
 TC = -40°C to +85°C
- Maximum Standby Current:
 - 200µA @ 85°C



Note: DFN package with special top marking due to size limitation. W : LY68S series, M : 64Mb, Q : S/QPI, X : DFN

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed ¹ reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.





LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

Rev. 1.2

6 PACKAGE OUTLINE DIMENSION

8-pin 150mil SOP Package Outline Dimension





VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	STAN	DARD	
STIVIDULS	MIN.	MAX.	
А	-2	1.75	
A1	0.10	0.25	
A2	1.25	, T	
Ь	0.31	0.51	
с	0.10	0.25	
D	4.90 BSC		
E	6.00	BSC	
E1	3.90	BSC	
е	1.27	BSC	
L	0.40	1.27	
h	0.25	0.50	
θ°	0	8	

NOTES:

1.JEDEC OUTLINE : MS-012 AA REV.F (STANDARD) MS-012 BA REV.F (THERMAL)

- 2.DIMENSIONS "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.15mm. PER SIDE.
- 3.DIMENSIONS "E1" DOES NOT INCLUDE INTER-LEAD FLASH, OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE.

TEL: 886-3-6668838 FAX: 886-3-6668836

GAUGE PLANE SEATING PLANE

A


The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

Rev. 1.2

8-pin 2mm x 3mm DFN Package Outline Dimension



The information contained herein is the property of *Lyontek Inc.* and shall not be distributed \cdot reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836



Nonex

Rev. 1.2

LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

7 ORDERING INFORMATION

Table 1: Ordering Information

Package Type	Maximum Clock Rate(MHz)	Temperature Range(℃)	Packing Type	Lyontek Item No.
8-pin (150mil) SOP	144	-40°C∼85° C	Tube Tape Reel	LY68S6400SLI LY68S6400SLIT
8-pin (2mm x 3mm) DFN	144	-40°C∼85° C	Tape Reel	LY68S6400BAIT

8 PIN DESCRIPTION

Table 2: Signals Table

SYMBOL	TYPE	SPI Mode Function	QPI Mode Function	COMMENTS		
Vcc	Power	Core su	pply 1.8V			
Vss	Ground	Core supp	Core supply ground			
CE#	Input	Chip select, active low. When 0	CE#=1, chip is in standby state.			
CLK	Input	Clock	Signal			
SI/SIO[0]	I/O	Serial Input	[0]0/I			
SO/SIO[1]	I/O	Serial Output	I/O[1]			
SIO[2]	I/O	-	I/O[2]			
SIO[3]	I/O	-	I/O[3]			

The information contained herein is the property of Lyontek Inc. and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

9 POWER-UP INITIALIZATION

SPI/QPI products include an on-chip voltage sensor used to start the self-initialization process. When V_{CC} reaches a stable level at or above minimum V_{CC}, the device will require 150 μ s and user-issued RESET Operation (see section 14) to complete its self-initialization process. From the beginning of power ramp to the end of the 150 μ s period, CLK should remain LOW, CE# should remain HIGH (track V_{CC} within 200mV) and SI/SO/SIO[3:0] should remain LOW.

After the 150µs period the device is ready for normal operation.




Figure 1 : Power-Up Initialization Timing

10 INTERFACE DESCRIPTION

10.1 Address Space

SPI/QPI PSRAM device is byte-addressable. 64M device is addressed with A[22:0].

10.2 Page Size

Page size is 1K (CA[9:0]). Default burst setting is Linear Bursting that crosses page boundary in a continuous manner. Note however that burst operations which cross page boundary have a lower max input clock frequency of 84MHz. Optionally the device can also be set to wrap 32 (CA[4:0]) via the Wrap Boundary Toggle command and is not allowed to cross page boundary in this configuration.

10.3 Drive Strength

The device powers up in 50Ω .

10.4 Power-on Status

The device powers up in SPI Mode. It is required to have CE# high before beginning any operations.

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

10.5 Truth Table

The device recognizes the following commands specified by the various input methods.

			SPI	Mode (QE=0)			QPI	Mode ((QE=1)		
COMMAND	CODE	CMD	Addr	Wait Cycle	DIO	MAX. Freq.	CMD	Addr	Wait Cycle	DIO	MAX. Freq.	
Read	'h03	S	S	0	S	33			N/A			
Fast Read	'h0B	S	S	8	S	144			N/A			
Fast Read Quad	'hEB	S	Q	6	Q	144	Q	Q	6	Q	144* ¹	
Write	'h02	S	S	0	S	144* ²	Q	Q	0	Q	144* ¹	
Quad Write	ʻh38	S	Q	0	Q	144		Same as 'h02				
Enter Quad Mode	ʻh35	S	-	-	-	144			N/A			
Exit Quad Mode	ʻhF5			N/A			Q	-	-	-	144	
Reset Enable	'h66	S	-	-	-	144	Q		-	-	144	
Reset	'h99	S	-	-	-	144	Q	-	-	-	144	
Set Burst Length	ʻhC0	S	-	-	-	144	Q	-	-	-	144	
Read ID	ʻh9F	S	S	0	S	144			N/A			

Remarks: S = Serial I/O, Q = Quad I/O

Note: 1. 144MHz max without crossing page boundary, and 84MHz max when burst commands cross page boundary. 2. Linear burst is prohibited.

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836




64M Bits Serial Pseudo-SRAM with SPI and QPI

LY68S6400


10.6 Command Termination

All Reads & Writes must be completed by raising CE# high immediately afterwards in order to terminate the active command and set the device into standby. Not doing so will block internal refresh operations and cause memory failure.





For a memory controller to correctly latch the last piece of data prior to read termination, it is recommended to provide a longer CE# hold time ($t_{CHD} > t_{ACLK} + t_{CLK}$) for a sufficient data window.



The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

Rev. 1.2

11 WRAP BOUNDARY TOGGLE OPERATION

The Wrap Boundary Toggle Operation switches the device's wrapped boundary between Linear Burst which crosses the 1K page boundary (CA[9:0]) and wrap 32 (CA[4:0]) bytes. Default setting is Linear Burst.

Linear Burst allows the device to burst through page boundary. Page boundary crossing is invisible to the memory controller and limited to lower max CLK frequency of 84MHz. Table 3 shows an example of the sequence of bytes.




Table 3: Burst Type / Length

Burst Type / Length	Starting Address	Byte Sequence
Linear Burst	4	[4,5,6,1023,1024,1025,1026,]
Wrap 32	4	[4,5,6,31,0,1,2,]

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



64M Bits Serial Pseudo-SRAM with SPI and QPI

LY68S6400

12 SPI MODE OPERATIONS

The device powers up into SPI mode by default but can also be switched into QPI mode.

12.1 SPI Read Operations


For all reads, data will be available t_{ACLK} after the falling edge of CLK.

SPI Reads can be done in three ways:

1. 'h03: Serial CMD, Serial I/O, slow frequency, with linear or burst wrap of 32 byte configurability.

2. 'h0B: Serial CMD, Serial I/O, fast frequency, with burst wrap of 32/1K byte configurability.

3. 'hEB: Serial CMD, Quad I/O, fast frequency, with burst wrap of 32/1K byte configurability.



The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI





Figure 8 : SPI Fast Quad Read InEB (MAX. freq. 144

12.2 SPI Write Operations




The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI



The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836




64M Bits Serial Pseudo-SRAM with SPI and QPI

Rev. 1.2


12.3 SPI Quad Mode Enable Operation

This command switches the device into quad I/O mode.



12.4 SPI Read ID Operation

This command is similar to Fast Read, but without the wait cycles and the device outputs EID value instead of data.





The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

Table 4: Known Good Die (KGD)

KGD[7:0]	Known Good Die
'b0101_0101	FAIL
'b0101_1101	PASS

*Note: Default is FAIL die, and only mark PASS after all tests passed.

13 QPI MODE OPERATIONS

13.1 QPI Read Operations

For all reads, data will be available t_{ACLK} after the falling edge of CLK.





Figure 13 : QPI Fast Read 'hEB (MAX. freq. 144MHz)

13.2 QPI Write Operation(s)

QPI write command can be input as 'h02 or 'h38.



The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400

13.3 QPI Quad Mode Exit Operation

This command will switch the device back into serial I/O mode.




Figure 15 : Quad Mode Exit 'hF5 (only available in QPI mode)


The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

14 RESET OPERATION

The Reset operation is used as a system (software) reset that puts the device in SPI standby mode which is also the default mode after power-up. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).




Reset command has to immediately follow the Reset-Enable command in order for the reset operation to take effect. Any command other than the Reset command after the Reset-Enable command will cause the device to exit Reset-Enable state and abandon reset operation.

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

15 INPUT / OUTPUT TIMING



The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836



16 ELECTRICAL SPECIFICATIONS

16.1 Absolute Maximum Ratings*

Table 5: Absolute Maximum Ratings*

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Voltage to any pad except V_{CC} relative to V_{SS}	VT	-0.3 to V _{CC} +0.3	V	
Voltage on V _{CC} supply relative to V _{SS}	V _{cc}	-0.2 to +2.45	V	
Storage Temperature	Tstg	-55 to +150	°C	1

Note: 1. Storage temperature refers to the case surface temperature on the center/top side of the PSRAM.

* Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

16.2 Pin Capacitance

Table 6: Package Pin Capacitance

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTES
Input Pin Capacitance	C _{IN}	-	6	pF	V _{IN} =0V
Output Pin Capacitance	C _{OUT}	-	8	pF	V _{OUT} =0V

Note: 1. Spec'd at 25°C.

16.3 Operating Conditions

Table 7: Operating Characteristics

PARAMETER	MIN.	MAX.	UNIT
Operating Temperature	-40	85	°C

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed [,] reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

16.4 DC Electrical Characteristics

Table 8: DC Characteristics

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES
Vcc	Supply Voltage	1.62	1.98	V	
VIH	Input high voltage	V _{cc} -0.4	V _{CC} +0.2	V	
VIL	Input low voltage	-0.2	0.4	V	
V _{OH}	Output high voltage (I _{OH} =-0.2mA)	0.8 V _{CC}	-	V	
Vol	Output low voltage (I _{OL} =+0.2mA)	-	0.2 Vcc	V	
ILI	Input leakage current	-	1	μA	
LO	Output leakage current	-	1	μA	
lcc	Read/Write	-	25	mA	
Isb	Standby current	-	200	μA	1
16.5 AC	y current is measured when CLK is in DC low state.	8	er.		

16.5 AC Electrical Characteristics

Table 9: READ/WRITE Timing

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES
4	CLK period - SPI Read('h03)	30.3	-		33MHz
t CLK	CLK period – all other operations	7	-	ns	144MHz*1,2
t _{CH} / t _{CL}	Clock high/low width	0.45	0.55	tc∟к(min)	
t _{KHKL}	CLK rise or fall time	-	1.5	ns	
t _{CPH}	CE# HIGH between subsequent burst operations	50	-	ns	
t _{CEM}	CE# low pulse width	-	8	μs	
tcsp	CE# setup time to CLK rising edge	2.5	-	ns	
tсно	CE# hold time from CLK rising edge	20	-	ns	
tsp	Setup time to active CLK edge	2	-	ns	
t _{HD}	Hold time from active CLK edge	2	-	ns	
tнz	Chip disable to DQ output high-Z	-	6	ns	
t aclk	CLK to output delay	2	6	ns	
tкон	Data hold time from clock falling edge	1.5	-	ns	

Note: 1. Only Linear Burst allows page boundary crossing. Frequency limits are therefore 144MHz MAX. without crossing page boundary, and 84MHz MAX. when burst commands cross page boundary.

2. For operating frequencies > 84MHz, refer to JEDEC JESD84-B50 for data sampling training.

The information contained herein is the property of Lyontek Inc. and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.



LY68S6400 64M Bits Serial Pseudo-SRAM with SPI and QPI

ontek THIS PAGE IS LEFT BLANK INTENTIONALLY.

The information contained herein is the property of *Lyontek Inc.* and shall not be distributed - reproduced or disclosed in whole or in part without prior written permission of *Lyontek Inc. Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No. 17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan.

TEL: 886-3-6668838 FAX: 886-3-6668836