

LY62L102616B 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

### **REVISION HISTORY**

<b>Revision</b>	<b>Description</b>

Issue Date Mar.20.2020

n Initial Issue Rev. 1.0



## **FEATURES**

- Fast access time : 45/55ns
- Low power consumption: Operating current : 12/10mA (TYP.) Standby current : 5µA (TYP.)
- Single 2.7V ~ 3.6V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control :
  - (i) BYTE# fixed to V<sub>CC</sub> LB# controlled DQ0 ~ DQ7
    - UB# controlled DQ8 ~ DQ15
  - (ii) BYTE# fixed to V<sub>SS</sub>
    DQ15 used as address pin, while
    DQ8~DQ14 pins not used
- Data retention voltage : 1.5V (MIN.)
- Green package available
- Package : 48-pin 12mm x 20mm TSOP I

# PRODUCT FAMILY

## **GENERAL DESCRIPTION**

The LY62L102616B is a 16,777,216-bit low power CMOS static random access memory organized as 1,048,576 words by 16 bits or 2,097,152 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The LY62L102616B is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.


The LY62L102616B operates from a single power supply of  $2.7V \sim 3.6V$  and all inputs and outputs are fully TTL compatible.

Product	Operating	Vec Bango Spood		Power D	Dissipation
Family	Temperature	Vcc Range	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)
LY62L102616B	0 ~ 70°C	2.7 ~ 3.6V	45/55ns	5µA	12/10mA
LY62L102616B(I)	<b>-40 ~ 85</b> ℃	2.7 ~ 3.6V	45/55ns	5µA	12/10mA



# LY62L102616B 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM


### FUNCTIONAL BLOCK DIAGRAM



### **PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A19	Address Inputs(word mode)
A-1 - A19	Address Inputs(byte mode)
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
Vcc	Power Supply
Vss	Ground
NC	No Connection

## **PIN CONFIGURATION**



TSOP I

*Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.0

16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

# **ABSOLUTE MAXIMUN RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>CC</sub> relative to V <sub>SS</sub>	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to Vss	V <sub>T2</sub>	-0.5 to V <sub>cc</sub> +0.5	V
	т	0 to 70(C grade)	°C
Operating Temperature	TA	-40 to 85(I grade)	C
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Power Dissipation	PD	1	W
DC Output Current	Іоит	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

# TRUTH TABLE

MODE	CE#	CE2	BYTE#	OE#	WE#	LB#	UB#	I/C	I/O OPERATION		SUPPLY
MODE	02#	ULZ	DIIL#	02#	** •	LD#	00#	DQ0-DQ7	DQ8-DQ14	DQ15	CURRENT
	Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	
Standby	Х	L	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z	ISB,ISB1
	Х	Х	Н	Х	Х	Н	Н	High-Z	High-Z	High-Z	
Output	L	Н	Н	Н	Н	L	Х	High-Z	High-Z	High-Z	
Disable	L	Н	Н	Н	Н	Х	L	High-Z	High-Z	High-Z	lcc,lcc1
Disable	L	Н	L	Н	Н	L	L	High-Z	High-Z	A-1	
	L	Н	Н	L	Н	L	Н	Dout	High-Z	High-Z	
Read	L	Н	Н	L	Н	Н	L	High-Z	Dout	Dout	lcc,lcc1
	L	Н	Н	L	Н	L	L	Dout	Dout	Dout	
	L	Н	Н	Х	L	L	Н	DIN	High-Z	High-Z	
Write	L	Н	Н	Х	L	Н	L	High-Z	DIN	DIN	lcc,lcc1
	L	Н	Н	Х	L	L	L	DIN	DIN	DIN	
Byte# Read	L	н	L	L	Н	L	L	Dout	High-Z	A-1	lcc,lcc1
Byte # Write	L	н	L	х	L	L	L	Din	High-Z	A-1	lcc,lcc1

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.

2. The BYTE# pin has to be tied to V<sub>cc</sub> to use the device as a 1M x 16 SRAM, and to be tied to V<sub>ss</sub> as a 2M x 8 SRAM.

In the 2M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to Vss, while DQ8 to DQ14 pins are not used.



Rev. 1.0

# 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

# DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	DN		MIN.	<b>TYP.</b> *4	MAX.	UNIT
Supply Voltage	Vcc				2.7	3.0	3.6	V
Input High Voltage	VIH*1				2.2	-	Vcc+0.3	V
Input Low Voltage	VIL*2				- 0.2	-	0.6	V
Input Leakage Current	ILI	$V_{CC} \geqq V_{IN} \geqq V_{SS}$			- 1	-	1	μA
Output Leakage Current	ILO	$V_{CC} \ge V_{OUT} \ge V_{SS}$ Output Disabled			- 1	-	1	μA
Output High Voltage	Vон	I <sub>ОН</sub> = -1mA			2.2	2.7	-	V
Output Low Voltage	Vol	I <sub>OL</sub> = 2mA			-	-	0.4	V
		Cycle time = Min. CE#≦0.2V		- 45	-	12	20	mA
Average Operating	lcc	and CE2≧Vcc-0.2V I⊭o = 0mA Others at 0.2V or Vcc-0.2	V	- 55	-	10	18	mA
Power supply Current	Icc1	Cycle time = $1\mu$ s CF#< 0.2V and CE2> Vc		2V	-	3	5	mA
		$CE# \ge V_{CC}-0.2V$	SL <sup>*5</sup>	<b>25°</b> ℃	-	5	10	μA
Standby Power			SLI <sup>*5</sup>	<b>40</b> °C	-	5	10	μA
Supply Current	I <sub>SB1</sub>		SL		-	5	30	μA
Notoo		or V <sub>CC</sub> -0.2V	SLI		-	5	40	μA

Notes:

1.  $V_{IH}(max) = V_{CC} + 2.0V$  for pulse width less than 6ns.

2.  $V_{IL}(min) = V_{SS} - 2.0V$  for pulse width less than 6ns.

Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
 Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at Vcc = Vcc(TYP.) and  $T_{A}$  =  $25^{\circ}\!\mathrm{C}$ 

5. This parameter is measured at  $V_{CC}$  = 3.0V

# **CAPACITANCE** (T<sub>A</sub> = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	CIN	-	6	pF
Input/Output Capacitance	Cı/o	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

# AC TEST CONDITIONS

Input Pulse Levels	0.2V to V <sub>CC</sub> - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L$ = 30pF + 1TTL, I <sub>OH</sub> /I <sub>OL</sub> = -1mA/2mA



Rev. 1.0

16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

# AC ELECTRICAL CHARACTERISTICS

#### (1) READ CYCLE

PARAMETER	SYM.	LY62L10	2616B-45	LY62L102	2616B-55	UNIT
PARAMETER	3 T WI.	MIN.	MAX.	MIN.	MAX.	UNIT
Read Cycle Time	t <sub>RC</sub>	45	-	55	-	ns
Address Access Time	t <sub>AA</sub>	-	45	-	55	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	45	-	55	ns
Output Enable Access Time	toe	-	25	-	30	ns
Chip Enable to Output in Low-Z	t <sub>CLZ</sub> *	10	-	10	-	ns
Output Enable to Output in Low-Z	tolz*	5	-	5	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ</sub> *	-	15	-	20	ns
Output Disable to Output in High-Z	toнz*	-	15	-	20	ns
Output Hold from Address Change	tон	10	-	10	-	ns
LB#, UB# Access Time	t <sub>BA</sub>	-	45	-	55	ns
LB#, UB# to High-Z Output	t <sub>BHZ</sub> *	-	20	-	25	ns
LB#, UB# to Low-Z Output	t <sub>BLZ</sub> *	10	-	10	-	ns

#### (2) WRITE CYCLE


PARAMETER	SYM.	LY62L10	2616B-45	LY62L10	2616B-55	UNIT
FARAMETER	5 T WI.	MIN.	MAX.	MIN.	MAX.	UNIT
Write Cycle Time	twc	45	-	55	-	ns
Address Valid to End of Write	taw	40	-	50	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	40	-	50	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	35	-	45	-	ns
Write Recovery Time	t <sub>wR</sub>	0	-	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	20	-	25	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	ns
Output Active from End of Write	t <sub>ow</sub> *	5	-	5	-	ns
Write to Output in High-Z	t <sub>wнz</sub> *	-	20	-	20	ns
LB#, UB# Valid to End of Write	t <sub>BW</sub>	35	-	45	-	ns

\*These parameters are guaranteed by device characterization, but not production tested.




# LY62L102616B 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

## TIMING WAVEFORMS



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2. Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.

3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t<sub>AA</sub> is the limiting parameter.


 $\dot{t}_{LLZ}$ ,  $t_{BLZ}$ ,  $t_{CLZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are specified with CL = 5pF. Transition is measured ±500mV from steady state.

5.At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{BHZ}$  is less than  $t_{BLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .




# LY62L102616B 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)




# *Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.0

16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

#### WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes :

- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2. During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5.tow and  $t_{WHZ}$  are specified with C<sub>L</sub> = 5pF. Transition is measured ±500mV from steady state.



Rev. 1.0

16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM


# DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
V <sub>cc</sub> for Data Retention	Vdr	CE# $\geq$ V <sub>CC</sub> - 0.2V or CE2 $\leq$ 0.2	2V		1.5	-	3.6	V
Data Retention Current			SL	<b>25°</b> ℃	-	4	10	μA
	I <sub>DR</sub>	$\label{eq:Vcc} \begin{array}{l} V_{CC} = 1.5V\\ CE\# \geq V_{CC}\text{-}0.2V \text{ or } CE2 \leq 0.2V\\ \text{Other pins at } 0.2V \text{ or } V_{CC}\text{-}0.2V \end{array}$	SLI	<b>40</b> °C	-	4	10	μA
	IDR		SL		-	4	30	μA
			SLI		-	4	40	μA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms	0	-	-	ns		
Recovery Time	t <sub>R</sub>				t <sub>RC*</sub>	-	-	ns


 $t_{\text{RC}^{\star}} = \text{Read Cycle Time}$ 

# DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



### Low Vcc Data Retention Waveform (2) (CE2 controlled)



#### Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)







# 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

LY62L102616B

## PACKAGE OUTLINE DIMENSION

#### 48-pin 12mm x 20mm TSOP I Package Outline Dimension





	A ALIMPATICAL A			
	SYMBOLS	MIN.	NOM.	MAX
	A	-	-	1.20
	A1	0.05	-	0.15
	A2	0.95	1.00	1.05
	Ь	0.17	0.22	0.27
	c	0.10	-	0.21
∕∆		19.80	20.00	20.20
∕∆	01	18.30	18.40	18.50
∕∆	E	11.90	12.00	12.10
	e	(	).50 BASI	C
	L	0.50	0.60	0.70
₼	L1	-	0.80	-
∕∆	Ŷ	_	-	0.10
∕∆	0	D.	-	5"

VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

NOTES:

1 JEDEC OUTLINE : MO-142 DD

- 2.PROFILE TOLERANCE ZONES FOR D1 AND E D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- 3.DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWIER RADIUS OR THE FOOT.

*Lyontek Inc.* reserves the rights to change the specifications and products without notice. 2F, No.17, Industry E. Rd. II, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836



Rev. 1.0

16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

# **ORDERING INFORMATION**

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(℃)	Packing Type	Lyontek Item No.
48-pin (12mm x 20mm) TSOP I	45	Special Ultra	0°C~70°C	Tray	LY62L102616BLL-45SL
		Low Power		Tape Reel	LY62L102616BLL-45SLT
			-40℃~85℃	Tray	LY62L102616BLL-45SLI
				Tape Reel	LY62L102616BLL-45SLIT
	55	Special Ultra	0°C~70°C	Tray	LY62L102616BLL-55SL
		Low Power		Tape Reel	LY62L102616BLL-55SLT
			-40°C~85°C	Tray	LY62L102616BLL-55SLI
				Tape Reel	LY62L102616BLL-55SLIT



LY62L102616B 16M Bits (2Mx8 /1Mx16 Switchable) LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.