



**Lyontek Inc.**

**LY69L205016A**

**32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM  
With Error-Correcting Code (ECC)**

Rev. 1.0

**REVISION HISTORY**

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Oct.11.2023

Lyontek Confidential



#### FEATURES

- Fast access time : 55ns
- Low power consumption:  
Operating current : 12mA (TYP.)  
Standby current : 12 $\mu$ A(TYP.)
- Single 2.7V ~ 3.6V power supply
- ECC : 1-bit error correction per byte
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control :
  - (i) BYTE# fixed to V<sub>CC</sub>  
DQ0 ~ DQ7 controlled by LB#,  
DQ8 ~ DQ15 controlled by UB#.
  - (ii) BYTE# fixed to V<sub>SS</sub>  
DQ15 used as address pin,  
while DQ8~DQ14 pins not used.
- Data retention voltage : 1.5V (MIN.)
- **Green package available**
- Package : 48-pin 12mm x 20mm TSOP

#### GENERAL DESCRIPTION

The LY69L205016A is a 33,554,432-bit low power CMOS static random access memory organized as 2,097,152 words by 16 bits or 4,194,304 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY69L205016A embeds error-correcting code (ECC) which can correct single-bit error per byte. It is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The LY69L205016A operates from a single power supply of 2.7V ~ 3.6V and all inputs and outputs are fully TTL compatible.

#### PRODUCT FAMILY

Product Family	Operating Temperature	V <sub>CC</sub> Range	Speed	Power Dissipation	
				Standby(I <sub>SB1</sub> ,TYP.)	Operating(I <sub>CC</sub> ,TYP.)
LY69L205016A	0 ~ 70°C	2.7 ~ 3.6V	55ns	12 $\mu$ A	12mA
LY69L205016A(I)	-40 ~ 85°C	2.7 ~ 3.6V	55ns	12 $\mu$ A	12mA

### FUNCTIONAL BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A20	Address Inputs(word mode)
A-1 - A20	Address Inputs(byte mode)
DQ0 - DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
Vcc	Power Supply
Vss	Ground
NC	No Connection

### PIN CONFIGURATION



TSOP I



#### ABSOLUTE MAXIMUM RATINGS\*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>CC</sub> relative to V <sub>SS</sub>	V <sub>T1</sub>	-0.5 to 4.6	V
Voltage on any other pin relative to V <sub>SS</sub>	V <sub>T2</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Operating Temperature	T <sub>A</sub>	0 to 70(C grade)	°C
		-40 to 85(I grade)	
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Power Dissipation	P <sub>D</sub>	1	W
DC Output Current	I <sub>OUT</sub>	50	mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

#### TRUTH TABLE

MODE	CE#	CE2	BYTE#	OE#	WE#	LB#	UB#	I/O OPERATION			SUPPLY CURRENT
								DQ0-DQ7	DQ8-DQ14	DQ15	
Standby	H	X	X	X	X	X	X	High-Z	High-Z	High-Z	I <sub>SB1</sub>
	X	L	X	X	X	X	X	High-Z	High-Z	High-Z	
	X	X	H	X	X	H	H	High-Z	High-Z	High-Z	
Output Disable	L	H	H	H	H	L	X	High-Z	High-Z	High-Z	I <sub>CC</sub> , I <sub>CC1</sub>
	L	H	H	H	H	X	L	High-Z	High-Z	High-Z	
	L	H	L	H	H	L	L	High-Z	High-Z	A-1	
Read	L	H	H	L	H	L	H	D <sub>OUT</sub>	High-Z	High-Z	I <sub>CC</sub> , I <sub>CC1</sub>
	L	H	H	L	H	H	L	High-Z	D <sub>OUT</sub>	D <sub>OUT</sub>	
	L	H	H	L	H	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	
Write	L	H	H	X	L	L	H	D <sub>IN</sub>	High-Z	High-Z	I <sub>CC</sub> , I <sub>CC1</sub>
	L	H	H	X	L	H	L	High-Z	D <sub>IN</sub>	D <sub>IN</sub>	
	L	H	H	X	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	D <sub>IN</sub>	
Byte# Read	L	H	L	L	H	L	L	D <sub>OUT</sub>	High-Z	A-1	I <sub>CC</sub> , I <sub>CC1</sub>
Byte # Write	L	H	L	X	L	L	L	D <sub>IN</sub>	High-Z	A-1	I <sub>CC</sub> , I <sub>CC1</sub>

Notes:

1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.

2. The BYTE# pin has to be tied to V<sub>CC</sub> to use the device as a 2M x 16 SRAM, and to be tied to V<sub>SS</sub> as a 4M x 8 SRAM.

In the 4M x 8 configuration, Pin 45 is A-1, and both UB# and LB# are tied to V<sub>SS</sub>, while DQ8 to DQ14 pins are not used.



#### DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.* <sup>4</sup>	MAX.	UNIT		
Supply Voltage	V <sub>CC</sub>		2.7	3.0	3.6	V		
Input High Voltage	V <sub>IH</sub> <sup>*1</sup>		2.2	-	V <sub>CC</sub> +0.3	V		
Input Low Voltage	V <sub>IL</sub> <sup>*2</sup>		-0.2	-	0.6	V		
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub>	-1	-	1	μA		
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> ≥ V <sub>OUT</sub> ≥ V <sub>SS</sub> Output Disabled	-1	-	1	μA		
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1mA	2.2	2.7	-	V		
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2mA	-	-	0.4	V		
Average Operating Power supply Current	I <sub>CC</sub>	Cycle time = MIN. CE# ≤ 0.2V and CE2 ≥ V <sub>CC</sub> -0.2V I <sub>I/O</sub> = 0mA Other pins at 0.2V or V <sub>CC</sub> -0.2V	-	12	20	mA		
	I <sub>CC1</sub>	Cycle time = 1μs CE# ≤ 0.2V and CE2 ≥ V <sub>CC</sub> -0.2V I <sub>I/O</sub> = 0mA Other pins at 0.2V or V <sub>CC</sub> -0.2V	-	3	5	mA		
Standby Power Supply Current	I <sub>SB1</sub>	CE# ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V Other pins at 0.2V or V <sub>CC</sub> -0.2V	-SL <sup>*5</sup>	25°C	-	12	32	μA
			-SLI <sup>*5</sup>	40°C	-	12	36	μA
			-SL <sup>*6</sup>		-	-	100	μA
			-SLI <sup>*7</sup>		-	-	160	μA

Notes:

- V<sub>IH</sub>(max) = V<sub>CC</sub> + 2.0V for pulse width less than 6ns.
- V<sub>IL</sub>(min) = V<sub>SS</sub> - 2.0V for pulse width less than 6ns.
- Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- Typical values, measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C, are included for reference only and are not guaranteed or tested.
- This parameter is measured at V<sub>CC</sub>=3.0V.
- This parameter is measured at T<sub>A</sub>= 70°C
- This parameter is measured at T<sub>A</sub>= 85°C

#### CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	-	8	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

#### AC TEST CONDITIONS

Input Pulse Levels	0.2V to V <sub>CC</sub> - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 30pF + 1TTL, I <sub>OH</sub> /I <sub>OL</sub> = -1mA/2mA



#### AC ELECTRICAL CHARACTERISTICS

##### (1) READ CYCLE

PARAMETER	SYM.	LY69L205016A-55		UNIT
		MIN.	MAX.	
Read Cycle Time	t <sub>RC</sub>	55	-	ns
Address Access Time	t <sub>AA</sub>	-	55	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	55	ns
Output Enable Access Time	t <sub>OE</sub>	-	30	ns
Chip Enable to Output in Low-Z	t <sub>CLZ</sub> *	10	-	ns
Output Enable to Output in Low-Z	t <sub>OLZ</sub> *	5	-	ns
Chip Disable to Output in High-Z	t <sub>CHZ</sub> *	-	20	ns
Output Disable to Output in High-Z	t <sub>OHZ</sub> *	-	20	ns
Output Hold from Address Change	t <sub>OH</sub>	10	-	ns
LB#, UB# Access Time	t <sub>BA</sub>	-	55	ns
LB#, UB# to High-Z Output	t <sub>BHZ</sub> *	-	20	ns
LB#, UB# to Low-Z Output	t <sub>BLZ</sub> *	10	-	ns

##### (2) WRITE CYCLE


PARAMETER	SYM.	LY69L205016A-55		UNIT
		MIN.	MAX.	
Write Cycle Time	t <sub>WC</sub>	55	-	ns
Address Valid to End of Write	t <sub>AW</sub>	50	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	50	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	ns
Write Pulse Width	t <sub>WP</sub>	45	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	25	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	ns
Output Active from End of Write	t <sub>OW</sub> *	5	-	ns
Write to Output in High-Z	t <sub>WHZ</sub> *	-	20	ns
LB#, UB# Valid to End of Write	t <sub>BW</sub>	50	-	ns

\*These parameters are guaranteed by device characterization, but not production tested.




#### TIMING WAVEFORMS

##### READ CYCLE 1 (Address Controlled) (1,2)



##### READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




#### Notes :


1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise  $t_{AA}$  is the limiting parameter.
4.  $t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.
5. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{BHZ}$  is less than  $t_{BLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .



#### WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




#### WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)







#### WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



#### Notes :

1. A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
2. During a WE# controlled write cycle with OE# low,  $t_{WP}$  must be greater than  $t_{WHZ} + t_{DW}$  to allow the drivers to turn off and data to be placed on the bus.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
5.  $t_{OW}$  and  $t_{WHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.




#### DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	CE# ≥ V <sub>CC</sub> - 0.2V or CE2 ≤ 0.2V	1.5	-	3.6	V		
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> = 1.5V CE# ≥ V <sub>CC</sub> -0.2V or CE2 ≤ 0.2V other pins at 0.2V or V <sub>CC</sub> -0.2V	-SL	25°C	-	10	32	μA
			-SLI	40°C	-	10	36	μA
			-SL		-	-	100	μA
			-SLI		-	-	160	μA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ns		
Recovery Time	t <sub>R</sub>		t <sub>RC</sub> *	-	-	ns		


t<sub>RC</sub>\* = Read Cycle Time

#### DATA RETENTION WAVEFORM


Low V<sub>CC</sub> Data Retention Waveform (1) (CE# controlled)



Low V<sub>CC</sub> Data Retention Waveform (2) (CE2 controlled)




Low V<sub>CC</sub> Data Retention Waveform (3) (LB#, UB# controlled)





#### PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

SYMBOLS	MIN.	NOM.	MAX
A	-	-	1.20
A1	0.05	-	0.15
A2	0.95	1.00	1.05
b	0.17	0.22	0.27
c	0.10	-	0.21
D	19.80	20.00	20.20
D1	18.30	18.40	18.50
E	11.90	12.00	12.10
$\varnothing$	0.50 BASIC		
L	0.50	0.60	0.70
L1	-	0.80	-
Y	-	-	0.10
$\theta$	0°	-	5°

NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
2. PROFILE TOLERANCE ZONES FOR D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.



#### ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-pin (12mm x 20mm) TSOP I	55	Special Ultra Low Power	0°C~70°C	Tray	LY69L205016ALL-55SL
				Tape Reel	LY69L205016ALL-55SLT
			-40°C~85°C	Tray	LY69L205016ALL-55SLI
				Tape Reel	LY69L205016ALL-55SLIT

Lyontek Confidential



**Lyontek Inc.**

**LY69L205016A**

**32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM  
With Error-Correcting Code (ECC)**

Rev. 1.0

THIS PAGE IS LEFT BLANK INTENTIONALLY.

Lyontek Confidential